Search Results for author:
Found 2 papers, 1 papers with code
Within-Camera Multilayer Perceptron DVS Denoising
The FPGA MLPF processes each event in 10 clock cycles.
Comprehensive Evaluation of OpenCL-based Convolutional Neural Network Accelerators in Xilinx and Altera FPGAs
Many-core GPU architectures show superior performance but they consume high power and also have memory constraints due to inconsistencies between cache and main memory.
Cannot find the paper you are looking for? You can
Submit a new open access paper.
