no code implementations • 13 Apr 2021 • Zhe Zhou, Bizhao Shi, Zhe Zhang, Yijin Guan, Guangyu Sun, Guojie Luo
At the hardware design level, we propose a pipelined CirCore architecture, which supports efficient block-circulant matrices computation.
Edge-computing