Search Results for author:
Found 10 papers, 0 papers with code
To Spike or Not to Spike? A Quantitative Comparison of SNN and CNN FPGA Implementations
Due to their compute- and data-intensive nature, CNN accelerators have been developed as ASICs or on FPGAs.
Augmented Random Search for Multi-Objective Bayesian Optimization of Neural Networks
Deploying Deep Neural Networks (DNNs) on tiny devices is a common trend to process the increasing amount of sensor data being generated.
Energy-efficient Deployment of Deep Learning Applications on Cortex-M based Microcontrollers using Deep Compression
Large Deep Neural Networks (DNNs) are the backbone of today's artificial intelligence due to their ability to make accurate predictions when being trained on huge datasets.
Efficient Hardware Acceleration of Sparsely Active Convolutional Spiking Neural Networks
The motivation of using SNNs over conventional neural networks is rooted in the special computational aspects of SNNs, especially the very high degree of sparsity of neural output activations.
Multi-Objective Design Space Exploration for the Optimization of the HEVC Mode Decision Process
Finding the best possible encoding decisions for compressing a video sequence is a highly complex problem.
EXPLAINABLE AI-BASED DYNAMIC FILTER PRUNING OF CONVOLUTIONAL NEURAL NETWORKS
Our proposed architecture for dynamic pruning can be deployed on different hardware platforms.
HipaccVX: Wedding of OpenVX and DSL-based Code Generation
OpenVX promises to solve this issue for computer vision applications with a royalty-free industry standard that is based on a graph-execution model.
Efficient Computation of Probabilistic Dominance in Robust Multi-Objective Optimization
This paper introduces an empirical approach that enables an efficient comparison of candidate solutions with uncertain objectives that can follow arbitrary distributions.
Automatic Optimization of Hardware Accelerators for Image Processing
Therefore, in previous work, we have shown that elevating the description of image algorithms to an even higher abstraction level, by using a Domain-Specific Language (DSL), can significantly cut down the complexity for designing such algorithms for FPGAs.
Code Generation for High-Level Synthesis of Multiresolution Applications on FPGAs
Multiresolution Analysis (MRA) is a mathematical method that is based on working on a problem at different scales.
