no code implementations • 5 Mar 2020 • Felix Last, Max Haeberlein, Ulf Schlichtmann
A key task in the design flow of a chip is to find optimal memory compiler parametrizations which on the one hand fulfill system requirements while on the other hand optimize PPA.
