no code implementations • 26 Mar 2020 • Johannes Schemmel, Sebastian Billaudelle, Phillip Dauer, Johannes Weis
The presented architecture is based upon a continuous-time, analog, physical model implementation of neurons and synapses, resembling an analog neuromorphic accelerator attached to build-in digital compute cores.