Search Results for author:
Found 5 papers, 2 papers with code
SMOF: Streaming Modern CNNs on FPGAs with Smart Off-Chip Eviction
Convolutional Neural Networks (CNNs) have demonstrated their effectiveness in numerous vision tasks.
SATAY: A Streaming Architecture Toolflow for Accelerating YOLO Models on FPGA Devices
The YOLO family of models is considered the most efficient for object detection, having only a single model pass.
Mixed-TD: Efficient Neural Network Accelerator with Layer-Specific Tensor Decomposition
The deployment of neural networks to such dataflow architecture accelerators is usually hindered by the available on-chip memory as it is desirable to preload the weights of neural networks on-chip to maximise the system performance.
SVD-NAS: Coupling Low-Rank Approximation and Neural Architecture Search
The task of compressing pre-trained Deep Neural Networks has attracted wide interest of the research community due to its great benefits in freeing practitioners from data access requirements.
YNU-HPCC at SemEval-2021 Task 10: Using a Transformer-based Source-Free Domain Adaptation Model for Semantic Processing
To address the issue, the organizers provided the models that fine-tuned a large number of source domain data on pre-trained models and the dev data for participants.
