Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks

9 May 2018Charles EckertXiaowei WangJingcheng WangArun SubramaniyanRavi IyerDennis SylvesterDavid BlaauwReetuparna Das

This paper presents the Neural Cache architecture, which re-purposes cache structures to transform them into massively parallel compute units capable of running inferences for Deep Neural Networks. Techniques to do in-situ arithmetic in SRAM arrays, create efficient data mapping and reducing data movement are proposed... (read more)

PDF Abstract


No code implementations yet. Submit your code now

Results from the Paper

  Submit results from this paper to get state-of-the-art GitHub badges and help the community compare results to other papers.