Search Results for author:
Found 1 papers, 0 papers with code
GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
Our transferable optimization method makes transistor sizing and design porting more effective and efficient.
Cannot find the paper you are looking for? You can
Submit a new open access paper.
