Search Results for author:
Found 11 papers, 0 papers with code
Shape-Dependent Multi-Weight Magnetic Artificial Synapses for Neuromorphic Computing
In neuromorphic computing, artificial synapses provide a multi-weight conductance state that is set based on inputs from neurons, analogous to the brain.
On the Accuracy of Analog Neural Network Inference Accelerators
Specialized accelerators have recently garnered attention as a method to reduce the power consumption of neural network inference.
High-Speed CMOS-Free Purely Spintronic Asynchronous Recurrent Neural Network
Neuromorphic computing systems overcome the limitations of traditional von Neumann computing architectures.
Controllable reset behavior in domain wall-magnetic tunnel junction artificial neurons for task-adaptable computation
Neuromorphic computing with spintronic devices has been of interest due to the limitations of CMOS-driven von Neumann computing.
Mesoscale and Nanoscale Physics
Domain Wall Leaky Integrate-and-Fire Neurons with Shape-Based Configurable Activation Functions
This work proposes modifications to these spintronic neurons that enable configuration of the activation functions through control of the shape of a magnetic domain wall track.
Device-aware inference operations in SONOS nonvolatile memory arrays
Non-volatile memory arrays can deploy pre-trained neural network models for edge inference.
Unsupervised Competitive Hardware Learning Rule for Spintronic Clustering Architecture
We propose a hardware learning rule for unsupervised clustering within a novel spintronic computing architecture.
Plasticity-Enhanced Domain-Wall MTJ Neural Networks for Energy-Efficient Online Learning
Machine learning implements backpropagation via abundant training samples.
Evaluating complexity and resilience trade-offs in emerging memory inference machines
Neuromorphic-style inference only works well if limited hardware resources are maximized properly, e. g. accuracy continues to scale with parameters and complexity in the face of potential disturbance.
CMOS-Free Multilayer Perceptron Enabled by Four-Terminal MTJ Device
Neuromorphic computing promises revolutionary improvements over conventional systems for applications that process unstructured information.
Multiscale Co-Design Analysis of Energy, Latency, Area, and Accuracy of a ReRAM Analog Neural Training Accelerator
A detailed circuit and device-level analysis of energy, latency, area, and accuracy are given and compared to relevant designs using standard digital ReRAM and SRAM operations.
