CADS: Core-Aware Dynamic Scheduler for Multicore Memory Controllers

no code implementations • 17 Jul 2019 • Eduardo Olmedo Sanchez, Xian-He Sun

Our scheduler utilizes locality among data requests from multiple cores and exploits parallelism in accessing multiple banks of DRAM.

Fairness Reinforcement Learning (RL) +1