Search Results for author:
Found 5 papers, 0 papers with code
Zero-Shot RTL Code Generation with Attention Sink Augmented Large Language Models
The design and optimization of hardware have traditionally been resource-intensive, demanding considerable expertise and dependence on established design automation tools.
Bio-realistic Neural Network Implementation on Loihi 2 with Izhikevich Neurons
In this paper, we presented a bio-realistic basal ganglia neural network and its integration into Intel's Loihi neuromorphic processor to perform simple Go/No-Go task.
Attack-Centric Approach for Evaluating Transferability of Adversarial Samples in Machine Learning Models
We analyzed the behavior of adversarial samples on victim models and outlined four factors that can influence the transferability of adversarial samples.
On Value Recomputation to Accelerate Invisible Speculation
In this paper, our insight is that we can achieve the same goal as VP (increasing performance by providing the value of loads that miss) without incurring its negative side-effect (delaying the release of precious resources), if we can safely, non-speculatively, recompute a value in isolation (without being seen from the outside), so that we do not expose any information by transferring such a value via the memory hierarchy.
Value prediction
Hardware Architecture
Weight Update Skipping: Reducing Training Time for Artificial Neural Networks
In this paper, we propose a new training methodology for ANNs that exploits the observation of improvement of accuracy shows temporal variations which allow us to skip updating weights when the variation is minuscule.
