no code implementations • 10 Feb 2021 • Vinay Joshi, Wangxin He, Jae-sun Seo, Bipin Rajendran
We propose a hybrid in-memory computing (HIC) architecture for the training of DNNs on hardware accelerators that results in memory-efficient inference and outperforms baseline software accuracy in benchmark tasks.
