no code implementations • 11 May 2017 • Hokchhay Tann, Soheil Hashemi, Iris Bahar, Sherief Reda
In addition, we propose a hardware accelerator design to achieve low-power, low-latency inference with insignificant degradation in accuracy.
General Classification