Verilog-to-PyG -- A Framework for Graph Learning and Augmentation on RTL Designs

1 code implementation • 9 Nov 2023 • Yingjie Li, Mingju Liu, Alan Mishchenko, Cunxi Yu

The complexity of modern hardware designs necessitates advanced methodologies for optimizing and analyzing modern digital systems.

Data Augmentation Graph Learning