no code implementations • 22 Mar 2017 • Xushen Han, Dajiang Zhou, Shihao Wang, Shinji Kimura
Under limited DRAM bandwidth, a system throughput of 1244GFlop/s is achieved at the Vertex UltraScale platform, which is 5. 48 times higher than the state-of-the-art FPGA implementations.