Search Results for author:
Found 4 papers, 1 papers with code
DDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory
Processing-in-memory (PIM), as a novel computing paradigm, provides significant performance benefits from the aspect of effective data movement reduction.
MP-MVS: Multi-Scale Windows PatchMatch and Planar Prior Multi-View Stereo
We design a multi-scale windows PatchMatch (mPM) to obtain reliable depth of untextured areas.
Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization
A feature decomposition and memorization (\texttt{DM}) strategy is utilized to reform the BNN inference flow in a reduced manner.
Exploiting Spin-Orbit Torque Devices as Reconfigurable Logic for Circuit Obfuscation
Circuit obfuscation is a frequently used approach to conceal logic functionalities in order to prevent reverse engineering attacks on fabricated chips.
Emerging Technologies Cryptography and Security
